

1 / 10




Fig. 1




Fig. 2




Fig. 4

+

2 / 10

10




Fig. 3




Fig. 5

00000000000000000000000000000000




Fig. 8




Fig. 6A






Fig. 6B

↓ to Fig. 6C


**Fig. 6C**

6/10



350

BIT 1  
MATCHES?



352

354

iBUTTON Tx  
BIT 63

TRANSLATOR Tx  
BIT 63

MASTER Tx  
BIT 63

EMULATED BIT 63

EMULATED BIT 63

EMULATED BIT 63

356

356

TRANSLATOR Tx  
iBUTTON BIT 63


TRANSLATOR Tx  
iBUTTON BIT 63

MASTER Tx  
EMULATED BIT 63

EMULATED BIT 63


EMULATED BIT 63

EMULATED BIT 63



336

BIT 1  
MATCHES  
EMULATED ROM?



338

TRANSLATOR Tx  
BIT 63 FROM  
MEMORY

340

MASTER Tx  
BIT 63



324

iBUTTON ROM  
CRC VALID?




326

TRANSLATOR SAVES iBUTTON  
ROM CODE IN MEMORY


327

EMULATED  
CRC VALID?



327

EMULATED  
CRC VALID?



328

TRANSLATOR SAVES  
iBUTTON  
ROM CODE IN  
MEMORY

MASTER Tx  
MEMORY  
FUNCTION  
COMMAND  
THROUGH  
MEMORY  
COMMAND


TO MEMORY COMMAND  
PARSER


7 / 10

FROM ROM COMMAND PARSER

358

Fig. 6D






**Fig. 7A**

↓ To Fig. 7B

**Fig. 7B**

9 / 10

From Fig. 7A



10/10

500

EXTERNAL  
CLOCK

504

SECONDARY  
ONE-WIRE  
MASTER  
CONTROLLER

508

TIMING AND  
CONTROL LOGICMASTER  
ONE-WIRE  
CONTROLLER  
512

506

ADDITIONAL  
SECONDARY  
ONE-WIRE  
MASTER  
CONTROLLER(S)

510

DATA BUFFER  
MEMORYONE-WIRE  
DEVICE  
EMULATOR

514

SLAVE  
ONE-WIRE  
DEVICE(S)ADDITIONAL  
SLAVE  
ONE-WIRE  
DEVICE(S)

516

EXTERNAL DATA SOURCE

Fig. 9